Difference between revisions of "Digital Clock Manager"
From Self-sufficiency
(stub (is this hardware or programming? i don't know)) |
m (1 revision) |
(No difference)
| |
Latest revision as of 13:50, 10 December 2011
Digital Clock Manager is a function for manipulating clock signals by: [1]
- Multiply and divide an incoming clock (DFS).
- Recondition a clock to, for example, ensure 50% duty cycle.
- Phase shift (DLL).
- Eliminate clock skew.
See also
- Clock signal
- Delay-locked loop
- Phase-locked loop
- Field-programmable gate array (DCM is used in FPGA)
References
- ↑ "Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs" (PDF). 070804 xilinx.com
| 40x30px | This computing article is a stub. You can help ssf by expanding it. |
